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CMOS CURRENT MODE EXPONENTIAL FUNCTION GENERATOR 
CIRCUIT USING PADE APPROXIMATION 
SUMMARY 
Over the past few years, as a result of the high demand to more powerful mobile 
devices, the importance of the high speed wireless communication becomes greater 
and greater. Automatic gain control (AGC) is necessary for controlling the signal 
amplitude and maximizing the dynamic range of the communication systems. The 
most important element of AGC loop is Variable Gain Amplifier (VGA). VGAs are 
widely used in biomedical applications, in imaging and signal processing circuits as 
well as the communication systems. 
VGAs can be classified according to their control function. The control function can 
be an analogue (continuous) signal or a discrete signal. The VGAs that are controlled 
with continuous signal are either controlled with a linear signal or an exponential 
signal. Exponential control signals are preferred because of their higher dynamic 
range characteristics. To realize exponential signals, devices with exponential DC 
characteristics can be used. Whilst CMOS technology lacks devices that have 
exponential characteristics in linear or saturation regions, exponential function 
approximations are used as the functions that will be realized with MOSFET devices 
working in saturation region. 
In the scope of this thesis work, first the exponential function approximations that are 
used for designing the control blocks of VGAs are classified. It is found out that 
Taylor series approximation, pseudo exponential approximation and their 
combinations are mostly used in literature. Recently Pade approximation is also 
reported in a work. Mathematical verifications are also presented for these 
approximations using MATLAB. Second, the Exponential Function Generator 
(EXPFG) circuit designs in literature are examined and a performance comparison of 
these circuits are provided. 
Moreover, a new exponential function approximation, using Pade approximations 
proposed. Pade approximation is preferred because it provides a better result 
compared to most common approximation method, Taylor series approximation with 
the same order. Finally, three exponential function generator circuits are designed in 
CMOS 0.35µm technology using the proposed approximation methodology. Their 
performance is measured to verify the mathematical analysis using SPICE tool. The 
results verified that Pade approximation equations can be used in design of EXPFGs 
and a proper order of numerator and denominator can be selected according the 








PADE YAKLAŞIKLIĞI KULLANAN AKIM MODLU CMOS 
EKSPONANSİYEL FONKSİYON ÜRETİCİ DEVRESİ  
ÖZET 
Son birkaç yıl içinde, daha güçlü mobil cihazlara karşı oluşan yüksek talep, artan veri 
transferi ve yüksek hız ihtiyacı sonucunda, yüksek hızlı kablosuz haberleşme 
sistemlerinin önemi çok daha büyük hale geldi. Haberleşme sistemleri, bilginin işaret 
genliğinde tutulduğu sistemler ve işaret genliğinin değişkenlik gösterebildiği veri 
depolama sitemlerini içerdiğinden, sinyalinin genliğini kontrol etmek, gürültü 
eşiğinin üzerinde tutabilmek ve sistemin dinamik aralığını maksimize etmek 
haberleşme kalitesi için kritik rol oynamaktadır. Geniş dinamik aralığına ek olarak, 
modern teknolojilerde yüksek frekans karakteristiği, düşük güç tüketimi, düşük 
gürültü, düşük kırmık alanı, ısıl şartlara düşük duyarlılık gibi ihtiyaçlar da söz 
konusudur. Bu ihtiyaçları karşılamak için kullanılan farklı teknolojiler ve bloklar 
bulunmaktadır. Bu amaçlara hizmet eden özellikle de dinamik aralığı arttırmak için 
kullanılan otomatik kazanç kontrolü devreleri haberleşme sistemleri için önemli 
yapıtaşlarından biridir. Bu devreler giriş sinyalinin genliği ne olursa olsun, çıkış 
sinyalinin genliğini sabit tutarak sistemin dinamik aralığını arttırırlar. Otomatik 
kazanç kontrolü döngüsünde ise en önemli blok kazancı ayarlanabilir 
kuvvetlendiricilerdir.  
Elektronik sistemlerde işaretin bloklar arasındaki geçişi sırasında bloklara uyum 
sağlayabilmesi, işaretin doğru algılanması ve işlenebilmesi açısından kritiktir. 
İşaretin uyumlandırılması ihtiyacı, giriş işareti seviyesini uygulanacak elemanın giriş 
seviyesine uyumlandırmak gerektiği veya sinyalin kayıplarını doldurarak giriş işareti 
seviyesini sabitlemek gerektiği olduğu durumlarda ortaya çıkmaktadır. Kazancı 
ayarlanabilir kuvvetlendirici devreleri bu ihtiyacı karşılamak amacıyla tasarlanmış 
devrelerdir. Bu kuvvetlendiriciler geniş bantlı haberleşme sistemlerinin yanı sıra 
adaptif anten birleştirici sistemleri, direk dönüşüm alıcıları, görüntü ve sinyal işleme 
devreleri, kablosuz sensör ağları, kablosuz kişisel alan ağları, taşınabilir haberleşme 
sürücüleri, disk sürücüleri, görüntüleme devreleri ve işitme cihazları gibi 
biyomedikal sinyallerin algılandığı ve işlendiği uygulamalarda da sıklıkla 
kullanılırlar. 
Kazancı ayarlanabilir kuvvetlendiriciler giriş sinyalini, uygulanan kontrol sinyaline 
oranla kuvvetlendiren devrelerdir. Bu devrelerin temeli 1968 yılında Gilbert 
tarafından oluşturulmuş ve Gilbert hücresi olarak adlandırılmıştır. Bu  
kuvvetlendiriciler bir kazanç katı, bir ortak mod geribildirim bloğu ve bir kontrol 
katından oluşurlar. Kazancı ayarlanabilir kuvvetlendiriciler kontrol bloklarında 
kullanılan kontrol fonksiyonlarına göre sınıflandırılabilirler. Kontrol fonksiyonu 
analog (sürekli) bir sinyal ya da dijital (ayrık) bir sinyal olabilir ve bu şekilde analog 
kazancı ayarlanabilir kuvvetlendiriciler ve dijital kazancı ayarlanabilir 
kuvvetlendiriciler olarak ikiye ayrılabilirler. Sürekli ve tekdüze bir çıkış sinyali elde 
edebilmek için analog kontrol sinyalleri tercih edilmektedir. Analog olarak kontrol 
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edilen kuvvetlendiriciler için kontrol, doğrusal ve ya üstel bir sinyal ile sağlanır. 
Üstel kontrol sinyalleri, daha yüksek dinamik aralık sağladıkları için yüksek kalite ve 
hız gerektiren sistemlerde tercih edilmektedir.  
Üstel sinyalleri gerçekleştirmek için, üstel DC özelliklere sahip elemanlar 
kullanılabilir. Mesela BJT’lerde gerilim doğrudan üstel fonksiyonun değişkeni olarak 
kullanılabilmektedir, fakat BiCMOS uygulamalar daha maliyeli olduğu için bu 
uygulama çok tercih edilmemektedir. CMOS teknolojisinde ise, doğrusal veya 
doymalı bölgelerde üstel DC özelliklere sahip eleman bulunmamaktadır. Parazitik 
bipolar transistorler üretilebilmektedir fakat bu elemanlar sıcaklık ve üretim 
şartlarına bağımlı karakteristik özellikler göstermektedir. Bu sebeple üstel fonksiyon 
yaklaşımları kullanılarak doymada çalışan MOSFET elemanlarla gerçekleştirilen 
üstel fonksiyonlar üreten devreler tasarlanmaktadır.  
Taylor serisi yaklaşımı, sözde üstel yaklaşım, Pade yaklaşımı gibi matematiksel 
yaklaşımlar ele alınarak bu yaklaşımlarla üretilen fonksiyonlar CMOS devre yapıları 
kullanılarak gerçeklenmektedir. Ayrıca Taylor serisi yaklaşımı ve sözde üstel 
yaklaşım ile elde edilen birleştirilmiş Taylor serisi ve sözde üstel yaklaşım veya 
katsayıları optimize edilmiş sözde üstel yaklaşım gibi bu fonksiyonların 
kombinasyonları kullanılarak ve bu kombinasyonlara eklenen katsayılar 
düzenlenerek de yeni fonksiyonlar üretilebilmektedir. Bu fonksiyonların 
gerçeklendiği devrelere eksponansiyel fonksiyon üretici devreler denmektedir ve bu 
devreler kazancı ayarlanabilir kuvvetlendiricilerin kontrol bloğu olarak 
kullanılmaktadırlar. Eksponansiyel fonksiyon üretici devreler ile elde edilen 
fonksiyonun çıkış aralığı, kazancı ayarlanabilir kuvvetlendiricilerin dinamik aralığını 
doğrudan belirlemektedir.  
Bu tez çalışması kapsamında, ilk olarak kazancı ayarlanabilir kuvvetlendiriciler, 
kontrol bloklarının tasarımında kullanılan üstel fonksiyon yaklaşımlarına göre 
sınıflandırılmıştır. Eksponansiyel fonksiyon üreticilerinin tasarımında kullanılan 
Taylor serisi yaklaşımı, sözde üstel yaklaşım ve bu yöntemlerin kombinasyonları 
literatürde en çok rastlanılan yöntemlerdir. Son zamanlarda yapılan bir çalışmada 
Pade yaklaşımı da üstel fonksiyon üretiminde önerilmiştir. Tez kapsamında tüm üstel 
fonksiyon yaklaşımları için matematiksel doğrulamalar MATLAB kullanarak 
yapılmıştır ve fonksiyonların ideal üstel fonksiyon ile arasındaki ilişkiler ve hata 
fonksiyonları sunulmaktadır. Daha sonra bu fonksiyonlar giriş aralıklarına göre 
kıyaslanmış ve performansları değerlendirilmiştir. Ayrıca, literatürdeki üstel 
fonksiyon üretici devrelerin tasarımları incelenmiş, ilham verici olabilecek örnekler 
seçilip açıklanmış ve bu devrelerin çıkış dinamik aralıkları karşılaştırılmıştır.  
Bu çalışma kapsamında, Pade yaklaşımı baz alınarak yeni bir üstel fonksiyon 
yaklaşımı önerilmiştir. Pade yaklaşımının seçilmesindeki başlıca sebep, aynı 
dereceden fonksiyonları için, literatürde en çok kullanılan metot olan Taylor serisi 
yaklaşımına oranla daha geniş bir aralıkta doğru sonuç vermesidir. Yapılan 
MATLAB hesaplamalarında ikinci dereceden rasyonel Pade fonksiyonun, üçüncü 
dereceden Taylor serisi yaklaşımı ile elde edilen fonksiyondan daha yüksek 
performans gösterdiği görülmüştür. Kullanılan fonksiyonun derecesi, tasarlanacak 
devrenin karmaşıklığını ve kırmık boyutunu doğrudan etkilediği için, Pade yaklaşımı 
baz alınacak üstel yaklaşım fonksiyonu olarak seçilmiştir. 
Pade yaklaşımı fonksiyonuna, literatürde sıkça rastlanan ve verilen örnek 
çalışmalardan birinde de önerilen, çıkış dinamiğini arttırmak için giriş işaretinin 
yarılanıp daha sonra çıkışın karesinin alınması yöntemi uygulanmıştır. Bu yöntem 
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genel olarak devrelerin performansını arttırmak için kullanılan ve bilenen bir 
yöntemdir. Elde edilen bu yeni fonksiyon ile hesaplamalar yapılmış ve Pade 
tablosundaki konjuge fonksiyonların çarpımı kullanılarak, aynı derecedeki Pade 
fonksiyonlarına oranla daha geniş aralıkta doğru sonuç sağlayan bir üstel fonksiyon 
yaklaşımı elde edildiği görülmüştür. Böylece, bu tez çalışması kapsamında Pade 
tablosundaki konjuge  fonksiyonları kullanan ve yüksek dinamik aralık sağlayan yeni 
bir üstel fonksiyon yaklaşımı önerilmiştir.  
Bu yeni üstel fonksiyon yaklaşımı Pade tablosundaki fonksiyonlar kullanıldığı için 
rasyonel özelliktir ve bu sebeple devreyi kompleks hale getireceği düşünülebilir. 
Fakat, literatürde kullanılan ve üstel fonksiyon üretici devrelerin yapıtaşı olan 
çarpma devrelerinin karakteristikleri rasyonel olduğu için, bu işlem devrenin 
içerisinde ek bir maliyet getirmeden yapılabilmektedir. 
Önerilen üstel fonksiyon yaklaşımını kullanarak farklı derece ve karmaşıklık 
seviyelerinde üç fonksiyon üretici devre, CMOS 0.35µm teknolojisinde 
tasarlanmıştır. Literatürden seçilen bir çarpıcı/bölücü devre bu amaç için öncelikle 
tasarlanmış ve bu devrelerde yapıtaşı olarak kullanılmıştır. Seçilen çarpıcı/bölücü 
devrenin şeması, kullanılan elemanların boyutları ve analiz sonuçları bu çalışma 
dahilinde verilmiştir. 
Tasarlanan eksponansiyel fonksiyon üretici devrelerinin performansı SPICE 
benzetim aracını kullanarak ölçülmüş ve matematiksel analiz ile benzerliği 
karşılaştırılmıştır. Sonuçlar Pade yaklaşımı denklemlerinin verdiği sonuçlarla 
benzerlik göstermektedir. Örnek olarak baz alınan 2,1x1,2 devresi ise literatürde 
benzer ikinci dereceden devrelere göre daha yüksek performans göstermektedir. 
Diğer örnek devreler ile, sistemin tasarımında seçilen Pade fonksiyonlarının 
dercesinin, sistemin kompleksitesi ve performansı ile doğru orantı sergilediği 
gösterilmiştir. 
Sonuç olarak, Pade yaklaşımını kullanan yeni bir eksponensiyel fonksiyon yaklaşımı 
önerilmiştir. Önerilen bu yeni yaklaşımda kullanılacak Pade denklemlerinin 
dereceleri tasarlanacak sisteme uygun olarak seçilebilmekte ve dinamik çıkış aralığı 
istenildiği gibi ayarlanabilmektedir. Daha karmaşık devrelerle daha yüksek dinamik 
aralıklar yakalanabilirken, daha düşük dinamik aralıklarda çalışması yeterli olan 









1.  INTRODUCTION 
Over the past few years, the importance of high-speed wireless communication 
becomes greater and greater due to the high demand of more powerful mobile 
devices [1].  Automatic Gain Control (AGC) circuits including Variable Gain 
Amplifiers (VGA) are acting an important role as a building block of wireless 
communication systems by providing fixed output power for different levels of input 
signal. This characteristic increases the dynamic range of the entire system [2].  The 
VGAs are widely used in communication systems such as the Wideband Code-
Division Multiple Access (WCDMA) wireless communication systems [3], CDMAs 
[4], wireless sensor networks (WSN) [5], Adaptive Antenna Combining (AAC) 
systems [6], Wireless Personal Area Networks (WPAN), Portable communication 
drivers [7], and direct-conversion receivers [8]. The VGAs also play important role 
in biomedical signal acquisition [9], medical equipment [10], hearing aids [11], 
imaging [12], disk drives [13] and audio/video analogue signal processing circuits 
[14]. 
1.1 Variable Gain Amplifiers and Their Control Functions 
Variable Gain Amplifiers, amplify the input signal with a gain that canbe varied with 
a control signal. A VGA can be demonstrated with three blocks, which are an 
amplifier block, a control block and a common mode feedback block as shown in 
Figure 1.1.  
According to the type of the control block, Variable Gain Amplifiers can be 
classified to two types. The digitally controlled VGAs are controlled by a switchable 
signal and have discrete step gain. Analogue VGAsare controlled by a continuous 
control signal and their output signal is also continuous. Continuous type control 
blocks are preferred to obtain smooth gain transitions.
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Figure 1.1 : A basic VGA Block. 
Linear or exponential control functions can be used as continuoss control signals. 
Linear gain control can be realized by current steering technique [15, 16]or by using 
variable feedback resistance [17, 18].There are various ways to realize exponential 
gain controls and they are widely used to achieve wide dynamic range.  
To realize exponential functions, devices with exponential DC characteristics can be 
used. DC current-voltage characteristic of bipolar transistors are very suitable for this 
purpose but this method is not preferred because BiCMOS technologies are not cost 
efficient [19]. Parasitic bipolar transistors can be created in CMOS technology but 
this solution strongly suffers from temperature and process variations [20]. 
Moreover, MOSFETs operates in subthreshold region can be used to generate 
exponential control signals due to their exponential current-voltage characteristic 
[19]. However, this kind of circuits will suffer from noise, will have low bandwidth 
and will operate in low frequencies. It is also possible to realize exponential 
functions by using differential characteristics of MOS devices [21]. 
Another way is to use exponential function approximations as the functions that are 
going to be realized with the MOSFETs,which operates in linear or in saturation 
region. Taylor Series Approximation function with different order of the series is 
widely used [22-24]. Pseudo Exponential Approximation is another common 
prefferedmethod [25, 26]. Extended versions of these methodscan be found as 
Pseudo Exponential Function with Optimized Coefficient Values [27, 28] and United 
Taylor Series and Pseudo Exponential Approximation [29-32]. Pade approximation 
is also used in a resent work [33].  
The classification of the VGAs in terms of their control functions are listed below.  
3 
 
Figure 1.2 : Classification of VGAs in terms of the control functions. 
1.2 Motivation 
VGAs are very useful in AGC circuits as their wide dynamic range characteristic 
helps minimizing the settling time of the circuit, so that the output signal will be a 
uniform transient response. 
As mentioned earlier, the exponential function generators (EXPFG) are necessary for 
design of wide dynamic range VGA circuits and a standard CMOS process does not 
have devices providing exponential characteristics in saturation region. This absence 
makes it difficult to design VGAs with monolithic CMOS based analog and mixed-
signal circuits than bipolar technologies, where exponential functions can be easily 
obtained by their I-V law characteristics [34]. To be able to achieve exponential 
signals approximation methods are used so that the approximation function can be 
realized with MOSFETs working in saturation region or in linear region.  
The techniques to generate exponential functions usually bring extra cost due to the 
need of complex circuitries [2].In this thesis work, formerly proposed exponential 
function generators that are used as a control block for VGA circuits are explored 
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and classified according to their approximation functions. The mathematical 
approaches are examined in detail to identify the advantages and the disadvantages. 
A new approach is proposed with the combination of these methodologies and is 
verified with PSPICE simulation. 
1.3 Thesis Organization 
VGA circuits, their applications and their control function approaches are introduced 
in Section 1. A detailed literature search is fulfilled and the control functions of 
VGAsare classified and listed.  
In section 2, mathematical verifications are used to understand the Taylor series 
approximation, pseudo exponential approximation and their compositions. 
Mathematical verifications are also applied to Pade approximation which is recently 
reported as a new method for realizing exponential function generators. 
Many exponential function generator circuits are examined during this thesis work. 
In section 3,some examples of cirduit designs are provided and performance 
comparison of these EXPFG circuits is listed. 
In section 4, a new methodology for design of an exponential function generator by 
using Pade approximation is proposed. Three different circuit examples are designed 
in 0.35µm CMOS process and simulated by using SPICE to measure their 
performances. 
In section 5, conclusion and recommendations are presented.  
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2.  EXPONENTIAL FUNCTION APPROXIMATIONS  
2.1 Taylor Series Approximation 











ax  (2.1) 
For 𝑎𝑥 ≪ 1, high order of Taylor series can be eliminated to obtain the exponential 




22xaaxeax ++=  (2.2) 
For a =1, the error function of Equation (2.2) due to the ideal exponential function is 
given in Figure 2.1. The comparison between these functions is given in Figure 2.2.  
The range for x  is –0.57 to 0.81 for keeping the error between positive and negative 
five percentages. 
 




Figure 2.2 : Comparison of Taylor series function and ideal exponential function. 
2.2 Pseudo Exponential Approximation 















;    𝑥 < 1 (2.3) 
By using MATLAB, for n=1, the error function of this approximation is drawn for in 
Figure 2.3 and the comparison between ideal exponential function and this function  
is drawn in Figure 2.4 by using MATLAB.  
The range for x  is –0.8 to 0.8 for keeping the error between positive and negative 





Figure 2.3 : Error function of Pseudo Exponential approximation. 
 
Figure 2.4 : Comparison of Taylor series function and ideal exponential function. 
2.2.1 Pseudo Exponential Function with Optimizated Coefficient Values 








== −+  (2.4) 
In this equation, negative or positive range of x  will increase when the value of a
chosen like 0.25 or 0.75 [27]. In Figure 2.5, the error function, in Figure 2.6, the 
comparison between the ideal exponential function are drawn for a =0.75 and x >0. 
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In Figure 2.7, the error function, in Figure 2.8, the comparison between the ideal 
exponential function are drawn for a =0.25 and x <0.  
 
Figure 2.5: Error function of pseudo exponential approximation with optimizing 
coefficient (a =0.25 and x >0).  
 
Figure 2.6 : Comparison of pseudo the function and ideal exponential function.( a
=0.25 and  x >0). 
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Figure 2.7 : Error function of pseudo exponential approximation with optimizing 
coefficient (a =0.75 and  x <0). 
 
Figure 2.8 : Comparison of the function and ideal exponential function (a =0.75 and 
x <0). 
The range for x  is –2.6 to 2.58 for keeping the error between positive and negative 
five percentages.   
2.2.2 United Taylor Series and Pseudo Exponential Approximation 
In equation (2.5) a composition of Taylor series and pseudo exponential 









≈  (2.5) 
The function is drawn for different k  values in Figure 2.9. The function reaches its 
maximum value for k =0.15 and the range for x  is –10 to 10 for keeping the error 
10 
between positive and negative five percentages.  The comparison of this function and 
the ideal exponential function is given in Figure 2.10 for k =0.15. The error function 
is given in Figure 2.11. It is seen that the dynamic range is 60dB. 
 
Figure 2.9: Taylor and pseudo exponential approximation values and  ideal 
exponential function for k =0.15, k =0.25 and k =1. 
 
Figure 2.10 : Comparison of Taylor and pseudo exponential approximation values 
and ideal exponential function for k =0.15. 
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Figure 2.11 : Error function of Taylor and pseudo exponential approximation. 
2.3 Pade Approximation 
Recently, it is observed that there is connection between some Pade approximants 
and ideal exponential function [33]. 
When the Pade table is constructed for the exponential series given in (2.6), the 





















nm =  (2.7) 
Table 2.1 : A portion of the Pade table for ex. 𝑚\𝑛 0 1 2 3 
0 
11 11 − 𝑥 11 − 𝑥 + !! 𝑥! 11 − 𝑥 + !! 𝑥! − !! 𝑥! 
1 
1 + 𝑥1  1 + !! 𝑥1 − !! 𝑥 1 +
!! 𝑥1 − !! 𝑥 + !! 𝑥! 1 +
!! 𝑥1 − !! 𝑥 + !! 𝑥! − !!" 𝑥! 
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Table 2.1 (cont’d): A portion of the Pade table for ex. 𝑚\𝑛 0 1 2 3 
2 1 + 𝑥 + !! 𝑥!1  1 + !! 𝑥 + !! 𝑥!1 − !! 𝑥  1 +
!! 𝑥 + !!" 𝑥!1 − !! 𝑥 + !!" 𝑥! 1 +
!! 𝑥 + !!" 𝑥!1 − !! 𝑥 + !!" 𝑥! − !!" 𝑥! 
3 1 − 𝑥 + !! 𝑥! − !! 𝑥!1  1 + !! 𝑥 + !! 𝑥! + !!" 𝑥!1 − !! 𝑥  1 +
!! 𝑥 + !!" 𝑥! + !!" 𝑥!1 − !! 𝑥 + !!" 𝑥!  1 +
!! 𝑥 + !!" 𝑥! + !!"# 𝑥!1 − !! 𝑥 + !!" 𝑥! − !!"# 𝑥! 
 
By using MATLAB and for m=2 and n=2, the error function is drawn in Figure 2.12 
and the comparison between ideal exponential function and pseudo exponential 
approximation function is drawn in Figure 2.13. Input ranges are given in Table 2.2 
for different m and n values. 
 
Figure 2.12 : Error function of Pade approximation. 
 
Figure 2.13 : Comparison of ideal exponential functionand Pade approximation 
function for m=2, n=2. 
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Table 2.2 : Input ranges of Pade functions for different m and n values. 
m,n Function Input Range 
0,0 1 ±0.06 
0,1 
11− 𝑥 ±0.3 
0,2 
22− 2𝑥 + 𝑥! ±0.6 
1,0 1+ 𝑥 ±0.3 
1,1 
2+ 𝑥2− 𝑥 ±0.85 
1,2 
6+ 2𝑥6− 4𝑥 + 𝑥! ±1.285 
2,0 2+ 2𝑥 + 𝑥!2  ±0.6 
2,1 6+ 4𝑥 + 𝑥!6− 2𝑥  ±1.285 
2,2 12+ 6𝑥 + 𝑥!12− 6𝑥 + 𝑥! ±2.03 
 
These Pade approximation functions are obtained by extending the Taylor 
polynomial approximation to rational functions. Coparison of Taylor series 
approximation and Pade approximation is given in Figure 2.14.  
 
Figure 2.14 : Comparison of Taylor series approximation and Pade approximation. 
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In Figure 2.14 the order of the Taylor series approximation function n,equals to 2 and 
the order of Pade approximation’s numerator, m and denominator n also equal to 2. 
For the same order of equations, it is obvious that Pade approximation is more 
accurate for a larger interval.   
In order to obtain an improved performance, an immediate approach is to increase 
the order of the Taylor approximation. However, in case the order is set to 3 or 
higher, the corresponding circuit requires building blocks realizing x3 terms 
whichcan be usually realized using complicated circuitry compared to x2 or x4 terms. 
This is because the voltage-current transfer characteristic of the MOSFET obeys the 
square-law characteristic, thus CMOS circuits have simpler circuit implementation of 
x2 and x4 terms. Hence, very effective and high-performance squarer circuits are 
already presentedin the literature. On the other hand, asshown in Figure 2.15, the 
rational Pade functions of second-orderprovides similar or better errors performance 
compared to third order Taylor approximation. This is the main motivation of using 
Pade approximations in the realization of the exponential function generator.  
 
Figure 2.15 : Error function of Taylor series approximation and Pade approximation. 
It can be argued that the rational form of the Pade function complicated the design, 
which in fact is not true. This is because in the any multiplier block, input-output 





IyIxIout = . (2.8) 
Therefore, we think that the general rational form of Pade approximation does not 
implies any difficulties in circuit implementation. 
Considering all the above discussion, in this thesis work, instead of using a higher 






3.  EXPONENTIAL FUNCTION GENERATOR (EXPFG) EXAMPLES 
3.1 A Pseudo-Exponential Function Generator  
An exponential function generator using a composition of Taylor series and pseudo-
exponential function approximation is presented in [25]. The method is based on a 
new approximation formula given in equation (3.1). 
dcxbxaxex +++= 24  (3.1) 
In this formula the coefficients “a” and “d” are to be optimized. This method is 
considered instead of the conventional Taylor approximation or “pseudo-exponential 
approximations because it is simpler and more accurate to implement 4x or 2x than 
to implement a rational function. The coefficient 3x  is very close to zero and 
eliminated with an acceptable approximation.   
Another method used in this design is a technique that is used to improve the 
accuracy. The input signal range is decreased by halving the amplitude of the input 
signal. For a smaller input signal range the circuit approximates the exponential 
function with a better accuracy. The output signal is then squared to compensate 
decreased signal range. The equation for this technique is given in (3.2). 
25.0 )( xx ee =  (3.2) 
The blocked diagram of the circuit is given in Figure 3.1. Here the coefficients a, b c 
and d are selected as 0.01214, -0.1129, 1.332 and 0.5388 respectively for the 
equation of e0.5x. The simulation result of the circuit is given in Figure 3.2. It can be 
seen that the circuit achieves a 78dB output range. 
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Figure 3.1 : The block diagram of EXPFG [25]. 
 
Figure 3.2 : The simulation result of the proposed circuit [25]. 
3.2 A Superior Order Taylor Series Approximation Exponential Function 
Generator  
An exponential function generator using a superior order of Taylor series is 






xxxex , for x<<1 (3.3) 
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The ratio of currents, input current INI  and the reference current OI is used as 


















































II  (3.4) 
The circuit is designed using a squaring CMOS circuits. The block diagram of the n-
thorder polynomial series expansion of exponential function is given in Figure 3.3. A 
block is used to compute the ka coefficients for 1,...,1,0 += nk . By increasing the 
value of n, the precision of the circuit can be increased. 
 
Figure 3.3 : The block diagram of EXPFG [24]. 
Simulationresults for n=3 confirmed that the pseudo-exponential function genetrator 
circuit works as expected. 
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3.3 A New United Taylor Series and Pseudo Exponential Approximation 
A new composition of pseudo-exponential, 4th-order Taylor series and coefficient 









≈  (3.5) 
The circuit is realized by generating the numerator and the denominator functions 
separately by using squaring circuits. These functions are divided by using a Single-
Quadrant Divider to receive the exponential output signal. The block diagram of the 
designed circuit is given in Figure 3.4. 
 
Figure 3.4 : The block diagram of the proposed EXPFG [35]. 
The simulation results for the proposed circuit is given in Figure 3.5. The circuit has 




Figure 3.5 : Linear-in-dB characteristic of the proposed EXPFG [35]. 
3.4 Performance Comparison Between Different Exponential Approximations 
Approaches 
Performance comparison between different exponential approximations approaches 
found in literature is given in Table 3.1. It is obvious that for the higher order of the 
equation, the output precision is also higher.  











2nd order Taylor series [37] 1 + 𝑥 + 12 𝑥! -0.6≤ x ≤0.85 13 
4th order Taylor series [38] 1 + 𝑥 + 12 𝑥! + 13! 𝑥! + 14! 𝑥! -1.2 ≤ x ≤ 2.0 30 















++  -1.08  ≤ x ≤ 1.08 17.8 
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++−  -3.3 ≤ x ≤ 3.3 60 
Pseudo exponential [25] dcxbxax +++ 24  - 74 












4.  DESING OF A NEW EXPFG USING PADE APPROXIMATION 
An exponential function generator based on Pade Approximation is proposed in this 
thesis work. A current-mode, simple-structured circuit is designed in this manner and 
high dynamic output range is achieved. 
4.1 A New Exponential Function Approximation Using Pade Approximation 
Pade approximation functions are obtained by extending the Taylor polynomial 
approximation to rational functions. Calculations showed that using the Pade 
approximation function with same degree of numerator and denominator gives better 
result than polynomial method for the same amount of computation effort [33].  
 
Figure 4.1 : Linearity gain errors of exponential function approximations [33]. 
In Figure 4.1 the linearity gain errors of different approximation functions are 
presented. “pade” function is the Pade approximation of ex with 2,2 order, which is 












≈  (4.1) 
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The function named “Taylor-1” represents the pseudo-exponential approximation 

















≈= −  (4.2) 
The function named “Taylor-2” represents the pseudo-exponential approximation 






















−  (4.3) 
And, “Taylor4” is the 4th order Taylor series approximation given in (4.4) [39]. 
!4!3!2!1
1
432 xxxxex ++++≈  (4.4) 
The input range and the output dynamic ranges varies -1.2 to 1.2, -1.3 to 1.3, -1.25 to 
1.25 and -2.0 to 2.0 for Taylor-1, Taylor-2, Taylor4 and Pade respectively. It is 
shown in [33] that 35.4dB output range can be achieved with a simple circuitry, 
which is higher than the output range of Taylor-2, 23.4dB. 
A combination of pseudo-Taylor approximation, where ex = e0.5x/ e-0.5x, and Pade 
approximation is proposed in this work and the equation is modified as below. 
xxx eee =  (4.5) 
Using MATLAB for calculations, it is found out that instead of using the same Pade 
function e.g. Pade2,2 twice in (4.5), using conjugate pairs gives better result. The 
approximations functions are shown in Figure 3.2. 
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Figure 4.2 : Pade Approximations with different numerator and denominator orders. 
In Figure 4.2, Pade2,1[exp(x)], Pade3,3[exp(x)], Pade2,1[exp(x/2)]2 and 













xnxPADEex =≈  (4.7) 
)()( 1,21,2 xPADExPADEe
x ≈  (4.8) 
)()( 1,22,1 xPADExPADEe







xnxPADEex =≈  (4.10) 
It can be easily seen that Equation (4.9) gives a better result. Input ranges for these 
functions are given in Table 4.1 for dirrent m and n values.   
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Table 4.1 : Input ranges of different combination of exponential function  
….approximations with Pade functions of ex. 
Pm,n x Pm,n Function Input Range 
P0,2	x	P0,2 
88− 4𝑥 + 𝑥! . 88− 4𝑥 + 𝑥! ±0.99 
P1,1	x	P1,1 
4+ 𝑥4− 𝑥 . 4+ 𝑥4− 𝑥 ±1.36 
P1,2	x	P1,2 
24+ 4𝑥24− 8𝑥 + 𝑥! . 24+ 4𝑥24− 8𝑥 + 𝑥! ±2.2 
P2,0	x	P2,0 
8+ 4𝑥 + 𝑥!8 . 8+ 4𝑥 + 𝑥!8  ±0.99 
P2,1	x	P2,1 
24+ 8𝑥 + 𝑥!24− 4𝑥 . 24+ 8𝑥 + 𝑥!24− 4𝑥  ±2.2 
.P2,2x	P2,2 
48+ 12𝑥 + 𝑥!48− 12𝑥 + 𝑥! . 48+ 12𝑥 + 𝑥!48− 12𝑥 + 𝑥! ±3.551 
P0,2	x	P2,0 
88− 4𝑥 + 𝑥! . 8+ 4𝑥 + 𝑥!8  ±1.1 
P2,1	x	P1,2 
24+ 8𝑥 + 𝑥!24− 4𝑥 . 24+ 4𝑥24− 8𝑥 + 𝑥! ±3.05 
 
4.2 EXPFG Generator Circuit Using PADE(2,1)x(1,2) 
4.2.1 Circuit Design 
To implement Equation (4.9), the ratio of input current xI  and the reference current 















Figure 4.3 : The block diagram of the proposed exponential function generator. 
“GM” blocks represent the 2-input geometric mean circuits and “Sqr” represents a 
squarer circuit. The output current of the circuit above is given in equation (4.11), 


















II ==  (4.11) 
 
4.2.2 Multiplier/Divider 
Thecurrent-mode analogue multiplier/divider circuit in [41], which consists of a 
geometric mean block and a squarer block, is usedfor implementation.Figure 4.4 
shows the operation principle of the multiplier/diverdir circuit.  
 
Figure 4.4 : Principle of multiplier/divider circuit [41]. 





I =  (4.12) 
This structure is very suitable for this work hence multiple g-mean circuits and a 
squarer can be used to form the exponential function generator circuit. 
The transistor level circuit scheme of the multiplier for k=2 is shown in Figure 3.5. 
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Figure 4.5 : Circuit scheme of multiplier/divider circuit [41]. 
In this circuit, transistors M1, M2, M3 and M4 generate the translinear stacked 
topology given in Figure 3.6 [41].  
 
Figure 4.6 : Stacked topology [41]. 
Assuming all transistors are operating in saturation region and applying KVL, 

















+=+  (4.23) 
















Wk ===  (4.34) 
Multiplier/Divider circuit is designed in 0.35µm CMOS process and simulated by 
using SPICE. The circuit schematic is shown in Figure 3.7. 
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Figure 4.7 : Schematic of the Multiplier/Divider circuit. 
The dimentions of the transistors in the circuit shown in Figure 4.7 are given in Table 
4.2. 
Table 4.2: Device dimentions of the designed multiplier/divider. 
Transistor W (µm) L (µm) 
M1A-2A 20 2.4 
M3A-4A 80 2.4 
M5A-6A 40 2.4 
M7A 20 0.6 
M8A-19A 25 1.4 
M20A 24 0.6 
M1-4 14 1.4 
The simulation result is given in Figure 4.8. It can be seen that the results are as 
expected. 
 
Figure 4.8 : Simulation result of the Multiplier/Divider circuit. 
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4.2.3 Circuit Realisation and Simulation Results 































For = !!!!"# , these equatios can be written as (4.18) and (4.20), where the coefficients 

































































































The expected result for AIref µ10= iscalculted and given in Figure 4.9. 
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Figure 4.9 : Calculated output of proposed function. 
Proposed circuit is designed and simulated by using SPICE to examine the results. 1n
, 2n , 1d  and 2d  are realised by summation of currents which are produced by current 
mirrors with proper width factors. Current mode realisation of these functions are 
given in Figure 4.10. 
 
Figure 4.10 : Current mode circuit realization of 1n , 2n , 1d  and 2d functions. 
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Circuit realisation of the block diagram is given in Figure 4.11. Current mirrors are 
used to change the direction of the output currents of G-mean blocks.  
 
Figure 4.11 : Circuit realization of proposed EXPFG. 
The comparison of the ideal exponential function and the gain function of the circuit 
in Figure 4.11are shown in Figure 4.12. SPICE analysis and the MATLAB results 
are shown to be agreeing within the gain range of -26.3dB to 26.3dB. 
 
Figure 4.12 : The comparison of the ideal exponential function and the gain function 
of the circuit in Figure 3.8. 
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The error function of the output current is given in Figure 4.13. It can be seen easily 
that the error is always less than 1dB within the -2.9 to 2.9 input range. 
 
Figure 4.13 : The error function of the output current. 
4.3 EXPFG Generator Circuit Using PADE(2,0)x(0,2) 
Another EXPFG is designed using the function given in (4.19). 
𝑒!! ≈ 4+ 𝑥 + 𝑥!8 . 88− 4𝑥 + 𝑥! (4.19) 
For = 𝑰𝒙𝑰𝒓𝒆𝒇 , these equatios can be written as (4.20).The block diagram of the 
proposed exponential function generator is given in Figure 4.14. 
𝐼!"#$!,! !! 𝐼!"#$!,! !! = 2𝐼!"# + 𝐼! + !!
!!!!"#2𝐼!"# − 𝐼! + !!!!!!"# (4.20) 
 







Proposed circuit is designed and simulated by using SPICE to examine the results. 
Circuit realisation of the block diagram is given in Figure 4.15. 
 
Figure 4.15 : Circuit realization of proposed EXPFG. 
The comparison of the ideal exponential function and the gain function of the circuit 
in Figure 4.15 is shown in Figure 4.16. 
SPICE analysis and the MATLAB results are shown to be agreeing within the gain 
range of -10.3dB to 10.3dB. 
 
Figure 4.16 : The comparison of the ideal exponential function and the gain function 
of the circuit in Figure 4.15. 
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The error function of the output current is given in Figure 4.17. It can be seen easily 
that the error is always less than 1dB within the -1.3 to 1.3 inputrange.   
 
Figure 4.17 : The error function of the output current. 
4.4 EXPFG Generator Circuit Using PADE(1,1) 
Another EXPFG is designed using the function given in (4.21). 
𝑒!! ≈ 4+ 𝑥4− 𝑥 . 4+ 𝑥4− 𝑥 (4.21) 
For = 𝑰𝒙𝑰𝒓𝒆𝒇 , these equatios can be written as (4.22). The block diagram of the 
proposed exponential function generator is given in Figure 4.18. 
𝐼!"#$!,! !! 𝐼!"#$!,! !! = 4𝐼!"# + 𝐼!4𝐼!"# − 𝐼! ! (4.22) 
 









Proposed circuit is designed and simulated by using SPICE to examine the results. 
Circuit realisation of the block diagram is given in Figure 4.19. 
 
Figure 4.19 : Circuit realization of proposed EXPFG. 
The comparison of the ideal exponential function and the gain function of the circuit 
in Figure 4.19 is shown in Figure 4.20. 
SPICE analysis and the MATLAB results are shown to be agreeing within the gain 
range of -16dB to 16dB. 
 
Figure 4.20 : The comparison of the ideal exponential function and the gain function 
of the circuit in Figure 4.19. 
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The error function of the output current is given in Figure 4.21. It can be seen easily 
that the error is always less than 1dB within the -1.7 to 1.7 inputrange.   
 
Figure 4.21 : The error function of the output current. 
4.5 Chapter Summary 
In this chapter, a new Pade Approximation based exponentialfunction 
approximationis proposed to be used as a methodology to design an exponential 
function generator. Afterwards, three different exponential function generators are 
designed using the different orders of numerators and denominators from Pade table. 
The comparison of the circuits output dynamic range and input range as well as the 
ideal input range calculated by MATLAB are given in Table 4.3. 
Table 4.3: Circuit performance with different Pade functions. 






P2,1	x	P1,2 52.6 2.9 3.05 
P2,0x	P0,2 20.6 1.3 1.1 















5.  CONCLUSIONS AND RECOMMENDATIONS 
Exponential function generators are used to provide control signal to VGA circuits in 
communication systems where high dynamic range is required. In this thesis work, a 
comprehensive literature search was performed to examine and classify the 
exponential function generators according to their approximation functions that are 
used that are used to realize the exponential signal.  
Pade approximation is reported as a new approach forrealizing exponential function 
in a recent work found in literature, where Taylor series approximation is very 
common. Using MATLAB for calculations, it is found out that Pade functions of 
second-order provides similar or better errors performance compared to third order 
Taylor approximation.In this thesis work, by using the accuracy improvement 
method mentioned in Section 3 with second order complex conjugate of the 
equations in Pade table, a new approach is proposed for realizing exponential 
function. 
Three different circuits are designed with different Pade equations, simulated using 
SPICE. The circuit using P2,1 x P1,2 equation has 52.5dB output range. The output 
range can be increased by using Pade functions with higher order of numerator and 
denominator.  
Future works could be to use simpler multiplier/divider architecture with higher 
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